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Abstract—A voltage-controlled, single-phase, five-level inverter for photovoltaic systems using semiconductor power devices is proposed. Use of a unique, multilevel  voltage  source configuration allows the production of  high voltage, low harmonic distortion  AC outputs  without  using   transformers  or  series-associated  synchronized  switching  devices. The  typical role  of  multi-level  inverters  is  to  generate  the  desired  AC voltage  from  multiple  DC  voltage rails.  Therefore multi-level inverters can provide high power AC outputs with good efficiency.  The    inverter design proposed here has superior voltage regulation, a low-distortion output and improved efficiency compared to existing multi-level inverters.  Complete functionality has been verified using both MATLAB/SIMULINK simulation software and experimental trials.
Keywords; Photovoltaic system, H-Bridge inverter ,THD, multi-level  inverter.
I.	 Introduction 
      Multi-level voltage-source inverters have been recently applied in many engineering applications such as AC power supplies, static, volt-ampere reactive compensators, drive systems, and the like. Multi-level inverters are particularly favoured for high-power applications [1]. One of the major advantages of multi-level design is output waveform harmonic distortion reduction without increasing the switching frequency or falling back to low power output scenarios. The output voltage waveform of a multi-level inverter is comprised a number of voltage levels, classically obtained from capacitor voltage sources. Multi-level inverter designs typically start at three levels. As the number of output levels increases, the output total harmonic distortion (THD) approaches zero as might be expected. Practically, the number of the achievable voltage levels is limited by voltage imbalance problems, voltage clamping obligations and packaging constraints. 
Previously, several topologies of multi-level inverters have been studied and presented such as neutral point-clamped [2], series connected cells (also called cascaded inverters) 


[3] and ﬂying capacitor inverters [4, 5]. The first and last designs are often used in industrial applications.  
II.	PHOTOVOLTAIC SYSTEMS
A photovoltaic (PV) system converts sunlight into electricity and contains components including cells, electrical connections (series or parallel), mechanical mounting and circuitry to convert the PV DC output to AC. The electricity generated can serve in a standalone system, be stored in batteries or can feed the electrical power grid. Such systems require power conditioning to ensure the PV system operates optimally. 
A simple schematic of a PV cell is shown in Figure 1. The series resistance (Rs) is that resistance associated with connecting to the active portion of a cell or module consisting of a series of equivalent cells. Using equation 1 given beloand I-V measurements, the value of Rs can be calculated. 


Fig 1. Equivalent Circuit of a PV model

The equation of a PV output current (I) is given by equation. 1 below:
 	         (1)
Where:
Io = Diode saturation current
q = Electron charge (1.6x10-19 C)
k = Boltzmann’s constant (1.38x10-23 J/K)
n = Ideality factor (between 1 to 2)
T = Temperature (K) 
Iph = The solar generated current which is affected by solar   irradiance and temperature
Vpv = The output voltage.
Rs = Series resistance.
Rp = Parallel resistance.


Fig. 2.   I-V Characteristics of a practical PV  cell

The    I-V  characteristics  of  a  realistic  PV cell  with  maximum  power    point    (MPP),    short    circuit  current    (Isc)  and  open  circuit  voltage  (Voc)  is  shown  in Figure  2.  The parameters typically given in PV data sheets are:
• Voc = Open circuit output voltage
• Isc = Short circuit output current
• Vm= Maximum power output voltage
• Im = Maximum power output current

III.	PROPOSED METHOD
Topologies presented for multi-level inverters have a number of characteristics in common. The main disadvantage associated with multi-level inverter configurations is their circuit complexity; as they typically require a large number of power switches [6]. The simplified H-Bridge, multi-level inverter presented here results in a reduced number of active components and configuration complexity thus additionally reducing circuit losses. This  topology  includes  an H-Bridge  stage  with  a  supplementary  bidirectional  switch, drastically  reducing  the  power  circuit  difficulty,  and  a modulator  and  firing  control  circuit  developed  using  a controller.  Importantly, the  proposed  H-Bridge,  multi-level  inverter  reduces the number of switches required and  uses no  more  diodes  and  capacitors  than the second most popular topology,  the  asymmetric  cascade  configuration [6] in  the modulator  circuit. The single-phase simplified 5-level inverter power    circuit    with    supplementary switches is shown in Figure 3.

T1 - T5 are inverter switches, and can use the MOSFETs or insulated gate bipolar transistors (IGBTs). The use of high speed diodes and high voltage polypropylene/ceramic capacitors for this configuration is essential.


A. Hybrid H-Bridge Configuration  
 
For a 5-level output voltage, one auxiliary switch, five main switches and two capacitors are required. This will subsequently be explained in more detail.

Figure 4 shows an example H-Bridge configuration. By using a single H-Bridge, we can obtain 5-voltage levels. The number of output voltage levels  with a  cascaded  hybrid  are  given  by 4n+1  and  the voltage  step  of  each  level  is given  by Vpv/2n [6].    


                    Fig. 3. Proposed simplified 5-level inverter.


Fig. 4. Schematic example of hybrid H-Bridges


B. Stage Advantages 

1) Lower electromagnetic interference (EMI) and total harmonic distortion (THD).  
2) Appropriate for high voltage and high current applications. 
3) Modular design requires simple circuitry even as the number of levels increases.
4) Consists of a single-phase conventional H-Bridge inverter, bidirectional secondary switches and a capacitor voltage divider.  
5)  Enhanced output waveforms and smaller output filter size.  
6)  Reduced number of switches required.    
7) Topology  achieves  around a  40% reduction in the number of main switches necessary, using only nine  controlled  power  switches  instead  of the twelve required  in  the  three level configurations previously mentioned. The supplementary switch voltage and current ratings are less than that required by the main controlled switches.
8). No charge imbalance difficulty exists when the converters are in either in rectification or inversion mode.




The  operating  principle  of  this  inverter  can  be  divided  into five modes, where each one represents one output voltage level,  both positive and negative  modes  of  operation.
The single-phase design proposed here is capable of producing five different    levels   of    output-voltage levels (Vpv, Vpv/2, 0, -Vpv/2, -Vpv) from the PV voltage Vpv, shown in Figure 5.


Fig. 5.  Single-phase, 5-level output voltage waveform

A.	MODE 1(0 VOLTAGE LEVEL)
  This is the first step that produces the first level.  Figure 6 shows the current circulation in the circuit for 0 voltage level. 
Switches T4 and T5 are ON, connecting the load positive and negative terminals to ground. Capacitors C1 and C2 are charging and lastly switches T1, T2 and T3 are all OFF; the voltage across the load terminal R is 0Vpv.


Fig.6. Mode of operation 1(0Vpv)

B.	MODE 2(VOLTAGE LEVEL: +Vpv/2)
Figure 7 shows the current circulation in the real circuit for to obtain the +Vpv/2  voltage  level.

Fig.7. Mode of operation 2 (Vpv/2)
Here, switch T3 is ON, connecting the loads positive terminal to Vpv. T5 is ON, connecting the loads negative terminal to ground. Capacitor C1 is charging and lastly switches T1, T2 and T4 are OFF; the voltage across terminals R is Vpv/2.

 C.   MODE 3(VOLTAGE LEVEL: +Vpv)
  Figure 8 shows the current circulation in the given circuit to ensure the third Vpv voltage level.

Fig.8. Mode of operation 3(+Vpv)
In this case switch T2 is ON, connecting the loads positive terminal to Vpv. Switch T5 is ON, connecting the loads negative terminal to ground. Switches T1, T3 and T4 are now OFF; the voltage across the load terminal R is Vpv.

D .MODE 4(VOLTAGE LEVEL: -Vpv/2)
This, the fourth step obtains the fourth level. Figure 9 shows the current circulation in the circuit for the -Vpv/2 voltage level.

Fig.9. Mode of operation 4(-Vpv/2)

Switch T1 is ON, connecting the loads positive terminal to Vpv. Switch T3 is ON connecting the loads negative terminal to ground. Capacitors C1, C2 are charging and switches T2, T4 and T5 are all OFF; the voltage across the load terminals R is -Vpv/2 volts.

E.   MODE 5(VOLTAGE LEVEL: -Vpv)
Figure 10 shows the current circulation in the circuit to obtain the fifth level, -Vpv volts.

Fig.10. Mode of operation 5(-Vpv)
Switch T1 is ON, connecting the loads positive terminal to Vpv. Switch T4 is ON, connecting the loads negative terminal to ground. Switches T2, T3 and T5 are all OFF; the voltage across the load terminal R is -Vpv.
All possible cases (switch status and output voltage) are shown in table 1.

TABLE 1:  SWITCHING COMBINATIONS REQUIRED TO GENERATE 5-LEVEL OUTPUT VOLTAGE WAVEFORM


V. MATLAB/SIMULINK  MODEL AND SIMULATION RESULTS
The MATLAB Simulink model of the single-phase, simplified five level inverter and photovoltaic system circuit is shown in Figure 11. 

The following criteria was used in the simulation;
a)	Solar cell:  open-circuit voltage (Voc) = 400 V 
                          voltage at  MPP  (Vmpp) = 300 V
                          short-circuit current (Isc) = 14.25A
                          current at  MPP    (Impp) = 11.4 A 
b)	 Inverter: DC side capacitors Cl =C2 = 10000µF
c)	 Load: Current =3A, load power factor =1.

This structure was then simulated using MATLAB and the results for the 5 level output can be observed in Figure 11 below.Fig. 11. Output voltage waveform of the simplified 5-level inverter (Vpv = 300V).  
The THD of the 50 Hz, five-level inverter was 14.38% and 240.4 VAC output.  FFT analysis of the output showed a large number of harmonics. Consequently, a low-pass filter was employed to reduce unwanted harmonics at 350 Hz, 650 Hz and 750 Hz respectively. The cut-off frequency (Fc) for the low-pass filter was calculated using equation 2. The minimum harmonic to be filtered is at 350 Hz.
                               			      (2)

L = total inductance 
C = total capacitance      			         

With L= 4mH and C=2.2 µF; Fc= 169.6 Hz

Simulation results employing a low-pass filter show very promising outcomes in terms of the output voltage quality and THD value as shown in Figure 12.






Following the simulation design and results, an experimental validation of the five-level inverter was implemented. The inverter consisted of 5 switches. One switch employed two MOSFETs (IRF840), a driver (TLP250) and two protection capacitors. Figure 13 shows the 3D schematic for one switch.  

Fig. 13. 3D schematic for one switch.
The electronic card had three parts, firstly a microcontroller PIC16F876A with a 16 MHz clock frequency. This controller included the control program which was written in the C language.

Fig. 14. Prototype inverter realization.
The second part was the isolation section employing opto-isolation devices to isolate the high (power part) and low voltage sections (the control card). The third and final part was the power section which consisted of five switches and the load. All  these parts are shown in Figure 14 above.    

Fig. 15. Experimental result for 5-level output voltage.

The experimental inverter produced excellent results with the 5 voltage level stages clearly observable in Figure 15. Minimal steady-state oscillation in the transition stage from one level to another was produced.  Therefore, this five-level inverter is highly practicable. 
 
Fig. 16. Fundamental and higher harmonic FFT results for the 5 level inverter.
The FFT of the experimental output shown in figure 16 displays a 33.6dB difference between the fundamental and third harmonics at 150 Hz exhibiting the expected harmonic distortion reduction in the 5-level inverter.

VII. CONCLUSIONS
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